PTO/SB/05 (12/97)
Please type a plus sign (+) inside this box

Approved for use through 09/30/00. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless & displays a valid CMB control number.

Attorney Docket No.

UTILITY
PATENT APPLICATION
TRANSMITTAL

First Named Inventor or Application Identifier KENNETH MEADE LAKIN

(Only for new nonprovisional applications under 37 CFR 1.53(b)) Express Mail Label No.

EI 267046469US

Total Pages

38

,	PLICATION ELEMENTS ter 600 concerning utility petent application con	ntents.	Assistant Commissioner for Patents — ADDRESS TO: Box Patent Application Washington, DC 20231
	Transmittal Form	sina)	6. Microfiche Computer Program (Appendix)
1. A (Subit Coops) 2. X Spect (profit Coops) - Der Cro - Sta - Rer - Bait - Brit - De - Cla - Ab 3. X Draw 4. Oath or De a. X b. Incoops	contraction [Total Pages] contraction [Total Pages] confication [Total Sheets] confication [Total Sheets]	3] FR 1.63(d)) impleted) deleting application, 33(b). is checked, from which a ander Box 4b,	7. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary) a. Computer Readable Copy b. Paper Copy (identical to computer copy) c. Statement verifying identity of above copies ACCOMPANYING APPLICATION PARTS 8. XX Assignment Papers (cover sheet & document(s)) 9. X 37 CFR 3.73(b) Statement Power of Attorney 10. English Translation Document (if applicable) 11. Information Disclosure Copies of IDS Statement (IDS)/PTO-1449 Ctations 12. Preliminary Amendment 13. X Return Receipt Postcard (MPEP 503) (Should be specifically itemized) 14. X Small Entity Statement filed in prior application, Statement(s) 15. Certified Copy of Priority Document(s) (if foreign priority is claimed)
	ompanying application and is hereby inc	orporame by	
	rence therein. ITINUING APPLICATION, check approp	riete box and	supply the requisite information:
		ation-in-part (CI	
	18 CORE	RESPONDE	NCE ADDRESS
☐ Custom	er Number or Bar Code Label		or Correspondence address below
	G. Joseph Buck		
NAME	G. Joseph Buck		
		*	
ADDRESS	3868 Carson St.,	Ste. 3	15
CITY	Manager	STATE	CA
	Torrance		
COUNTRY	USA 1	TELEPHONE	(310) 540-8840 FAX

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

42

à

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

CERTIFICATE OF MAILING BY EXPRESS MAIL

In Re: Patent application of Lakin, Rose and McCarron for: Chip-Scale Electronic Component Package

I hereby certify that this correspondence, which conrrespondence consists of:

- 1) Utility Patent Application Transmittal;
- 2) Fee Transmittal and check no. 591 for \$435.00;
- 3) Specification;
- 4) Drawings 3 sheets;
- 5) Declaration 3 pages;
- 6) 2 statements claiming small entity status;
- 7) Certificate under 37 C.F.R. 3.73(b) (with 3 pages attached);

1 11300 C

- 8) Recordation form;
- 9) 3 pages of assignments of one property
- 10) Postcard acknowledging receipt;
- 11) The within certificate of mailing;

is being deposited with the United States Postal Service wit sufficient postage as Express Mail, in an "Express Mail" env bearing Express Mail label number EI267046469US addressed to

Commissioner of Patents and Trademarks Washington D.C. 20231

on July 14, 1998.

G. Joseph Buck

Registration No. 29,519

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

	TR	A .	10.	817	~~ ~	
 	IK	ΔR	J 🥆 I	VI I I	1 4	
 	,,,,	~ 1	·			

Note Effective October 1, 1997. Patent fees are subject to annual revision.

TOTAL AMOUNT OF PAYMENT (\$) 435.00

Complete if Known						
Application Number						
Filing Date						
First Named Inventor	Lakin					
Group Art Unit						
Examiner Name						
Attorney Docket Number						

METHOD OF PAYMENT (check one)	FEE CALCULATION (continued)						
	3. A	DDITI	ION/	\L FE	ES		
The Commissioner is hereby authorized to charge				I Entity			
indicated fees and credit any over payments to:		Fee' : (\$)			Fee Do	escription	Fee Paid
Deposit Account	105	130	205	65	Surcharge - late fil	ing fee or oath	
Number Deposit	407		007	05	•	rovisional filing fee or	.
Account	127	50	227	25	cover sheet.	TOTISMONIAN HARING 1000 OF	
Name	139	130	139	120	Non-English specif	fication	1
Charge Any Additional Fee Required Under 37 CFR 1.18 at the Mailing of the					For filling a request		
37 CFR 1.16 and 1.17 Notice of Allowance		2,520			• .		
The Action Charles No. 0051	112	920*	112	920*	Examiner action	ation of SIR prior to	
2. Payment Enclosed: Check No.0951	113	1,840*	113	1.840*	Requesting publica	ation of SIR after	
Check Money Other				•	Examiner action		├
FEE CALCULATION	115	110	215	55	Extension for reply		
TEL CALCODATION	116	400	216	200	Extension for reply	within second monti	" <u> </u>
1. FILING FEE	117	950	217	475	Extension for reply	within third month	
Large Entity Small Entity	118	1,510	218	755	Extension for reply	within fourth month	<u> </u>
Fee Fee Fee Fee Description Fee Paid	128	2,060	228	1,030	Extension for reply	within fifth month	
Code (\$) Code (\$)	119	310	219	155	Notice of Appeal		
101 750 201 393 Othicy thing fee	120	310	220		Filling a brief in sup	pport of an appeal	
106 330 206 165 Design filing fee	121	270	221		Request for oral h	earing	
107 540 207 270 Plant filing fee		1,510			Petition to institute	a public use procee	ding
108 790 208 395 Reissue filing fee	140	110	240	55	Petition to revive -	unavoidable	
114 150 214 75 Provisional filing fee					Petition to revive -	unintentional	
SUBTOTAL (1) (\$) 395.00		1,320	-		Utility issue fee (or		
O OLAMAC Fee from Face Park	142	1,320 450		225	Design issue fee	, , , , , , , , , , , , , , , , , , , ,	
2. CLAIMS Extra below Fee Paid	144	670	244	335	Plant issue fee		
Total Claims 12 -20 = 0 X = Independent 2 -3 = 0 V	1		122	130	Petitions to the Co		
Claims ————————————————————————————————————	122	130					
Multiple Dependent Claims UX =	123	50	123	50	Petitions related to	o provisional applicati	ons
Large Entity Small Entity	126	240	126	240	Submission of Info	ormation Disclosure S	Stret
Fee Fee Fee Fee Fee Description	581	40	581	40	Recording each pa	atent assignment per	.
Code (\$) Code (\$)	[imber of properties)	40.00
103 22 203 11 Claims in excess of 20	146	790	246	395		n after final rejection	
102 82 202 41 Independent claims in excess of 3	149	790	249	395	(37 CFR 1.129(a)) For each additional		
104 270 204 135 Multiple dependent claim					examined (37 CFF		
109 82 209 41 Reissue independent claims over original patent		•					
110 22 210 11 Reissue claims in excess of 20	Other	fee (sp	өспу)			 	·
and over original patent	Other	fee (sp	pecify)				_
SUPTOTAL (9)	l						. 1.0.00
SUBTOTAL (2) (\$) 0.00	Red	uced b	y Basi	c Filing	Fee Paid S	UBTOTAL (3) (\$	40.00
SUBMITTED BY	-					Complete (if	apolicable)
Typed or					-		
Printed Name G. Joseph Buck						Reg. Number	29,519
Signature	1		- 7	Date	7/14/98	Deposit Account	
Signature 1 Sound 1800	<u> </u>			ي.ن	1/ 14/ 90	User ID	<i></i>

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. O NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

0

2

3

CHIP-SCALE ELECTRONIC COMPONENT PACKAGE

The invention described herein was made under or in the course of a contract with the U.S. Government.

1. Background of the Invention

a. Field of the Invention

This invention pertains to the packaging of electronic components and devices such as integrated circuit chips within chip-scale sized packages. More particularly this invention pertains to the packaging of acoustic wave devices and related components.

b. Description of the Prior Art

The development of very small electronic components and devices such as semi-conductor integrated circuits has given rise to the need for packages adapted for use with such small components and devices. Such packages typically must hold in place and contain such components and protect the components from harm from the environment, e.g. damage from mechanical contact, harmful electrical contact, and contact with harmful liquids and gases. The packages also usually must provide electrical connections to the components within the packages. Devices for high frequency operation must also be packaged such that the electrical connections to the device do not introduce detrimental parasitic effects.

0

3

A widely used, prior art package consists simply of the encapsulation of the integrated circuit chip, or die, within a plastic block of material, e.g. the ubiquitous rectangular solid block of plastic (dual in-line package "DIP") that has 14 or more external pins located along two sides of the block and contains a chip holding from 256 thousand to 256 million bits of random access memory. Typically, the integrated circuit chip is placed upon a lead frame and bond wires are connected between the chip and the lead frame. The chip and lead frame are then encapsulated in plastic. An alternate method of packaging is to place the die into a package having existing walls, sides and leads, connecting bond wires between the die and package lead pads and then attaching a lid to the package. Such packages, however, are unsuitable for use at microwave frequencies because the wire bond lead lengths give rise to excessive inductances and other parasitic effects that degrade device performance.

Surface acoustic wave devices and related devices such as thin film bulk-wave resonators have been developed for use with integrated circuit devices. The dice upon which these surface acoustic wave devices and resonators are fabricated typically are "chip-scale" in size, having dimensions of the order of a few millimeters in length and width and thicknesses of the order of one-quarter of a millimeter. Such chip-scale devices, however, cannot be packaged using the encapsulation technique described above, because the portion of the surface of the die that supports acoustic waves or the portion of the die that acts as an acoustic resonator must be free to deform or vibrate. If such acoustic

3

5

devices were encapsulated, the portion of the die that supported the acoustic waves or that supported acoustic deformations or vibrations would be unable to deform or vibrate and the device would then be inoperable.

In a paper titled "A New All Quartz Package for SAW

Devices", in the 39th Annual Frequency Control Symposium - 1985,
p. 519, Parker, Callerame and Montress disclose a package for a
surface acoustic wave ("SAW") device that utilizes a quartz lid
placed upon top of the substrate that contains the device, which
lid is bonded to the substrate using a glass frit that provides a
hermetic seal and offsets the lid from the acoustically active
surface of the substrate. The electrical connections to the
acoustic device, however are made via conductors located on the
substrate that pass through, or under the glass frit. The quartz
lid does not include electrical connections to the acoustic
device. As a consequence, the packaging device described by
Parker et al, is not adapted for surface mounting to a printed
circuit board.

2. Summary of the Invention

The present invention is a compact package for such chip-scale acoustic wave and resonator devices, which package protects the device from damage, provides electrical connections to the device and provides a space within which the portion of the die that supports acoustic waves or acoustically deforms or vibrates

3

5

is free to acoustically deform or vibrate. The present invention utilizes the die, upon which the acoustic device is fabricated, as part of the package.

3. Brief Description of the Drawings

Figure 1 is an exploded, pictorial view of the preferred embodiment of the invention. Figures 2A, 2B and 2C are respectively top, front and bottom views of the lid portion of this invention. Figure 3A is a front view of the referred embodiment showing the lid attached to the die and figure 3B is a cross-sectional, front view of the invention.

4. <u>Detailed Description</u>

Referring to figure 1, a chip, or die 1 of alumina, sapphire or other suitable material, includes at its upper surface 3 an acoustic surface wave device, resonator, or other acoustic device 2. Typically a large number of acoustic devices are fabricated at one time on a single wafer of sapphire or other suitable material by etching away portions of the wafer and/or depositing successive layers of material upon the wafer and then etching away portions of the deposited materials. The wafer is then cut into individual dice, each die containing one or more acoustic devices. Each die typically may have a length and width of the order of 1 to 5 millimeters and a thickness of the order of one-quarter to one-half of a millimeter.

3

5

Die 1 typically will include one or more electrical signal connectors pads 4 on its upper surface 3 for the input and output of electrical signals to device 2. In the preferred embodiment, die 1 includes a bonding strip 5, which is an electrically conducting strip on the upper surface 3 of die 1 that surrounds acoustic device 2. In the preferred embodiment, bonding strip 5 operates as an electrical ground and a counterpoise for the input and output of electrical signals to and from electrical signal connector pads 4.

As depicted in figure 1, the preferred embodiment of this invention includes a lid 6 made of alumina, sapphire or other suitable material having a length and width substantially similar to the length and width of die 1 and having a thickness typically of the order of one-quarter of a millimeter. As depicted in fig. 1 and in fig. 2C, in the preferred embodiment, lid 6 includes on its lower surface 7 an electrically conducting bonding strip 8 that is similar in shape and position to bonding strip 5 on die 1.

In figure 1, lid 6 is depicted in an "exploded" position relative to die 1. As shown in fig. 3A and fig. 3B, lid 6 actually is adjacent to and bonded to die 1. Referring to figs. 3A and 3B, bonding strip 5 on die 1 and bonding strip 8 on lid 6 are joined together in the package of this invention by a thin layer of bonding material 9. In the preferred embodiment, the bonding material is a gold/tin alloy having a melting point of approximately 280 degrees. The alloy is electrically conductive and electrically connects bonding strip 5 to bonding strip 8. In

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

the preferred embodiment, bonding strips 5 and 8 completely surround device 2 and the bonding together of these two strips hermetically seals device 2 from the environment. The thickness of the thin layer of bonding material 9, together with the thicknesses of bonding strip 5 and bonding strip 8, provide sufficient free space 15 above surface 3 of die 1 such that the portions of device 2 that deform acoustically or vibrate do not contact lid 6 and are free to deform acoustically or to vibrate as required for the proper operation of the device.

Referring to figs. 2A, 2B, and 2C, in the preferred embodiment, lid 6 includes on its upper surface 9, an electrical conducting strip 10 and includes electrically conducting pads that form upper surface signal connector pads 11 that provide electrical connections for the input of signals to and the output of signals from the device contained within the package of this invention. Lid 6 includes on its lower surface 7 electrically conducting signal connector pads that are located under the upper surface signal connector pads 11 and that form lower surface signal connector pads 12. Lid 6 includes holes 13 passing from its upper surface 9 to its bottom surface 7. Lasers or other means may be used to fabricate the holes. Holes 13 are either lined or filled with an electrically conductive material so as to connect electrically conducting strip 10 to strip 8 and to connect electrically the upper surface signal connector pads 11 to the respective lower surface signal connector pads 12. The entire package of this invention may then be attached, lid side down, to a printed circuit by inverting the package and soldering

3

5

.

conducting strips 10 and upper input and output connectors 11 onto the printed circuit board so as to bond and connect the package physically and electrically to the printed circuit board.

Instead of soldering the entire areas of bonding strip 10 and signal connector pads 11 to the printed circuit board, a grid of high temperature solder balls may be used to attach, and electrically connect, the package to the printed circuit board.

It should be understood that although strips 10 and strips 5 and 8 have been described as conducting, in other embodiments where a ground or counterpoise for the balanced or unbalance input and output of electrical signals to and from the device is provided by other electrical connections to device 2, bonding strip 5 need not, in fact, be used as a signal ground or counterpoise, but, instead, may be used simply to provide a surface to which lid 6 is bonded. Similarly, bonding strips 8 and 10 need not be conductors, and need not be grounded.

Although in the preferred embodiment the bonding together of strip 5 and strip 8 hermetically seals the device, in instances where the device need not be hermetically sealed, strip 5 and strip 8 need not completely encompass, nor hermetically seal, the device.

Furthermore, although the preferred embodiment includes connectors for both the input and output of electrical signals

from the electronic device, this invention can be used as a package for a single port device.

It should also be understood that the package of this invention can be used to package an acoustic wave device which has active acoustic regions on both the upper and lower surfaces of the die on which, or in which, the device is fabricated, simply by attaching a first lid to the upper surface of the die the in the manner of this invention, and attaching a second lid to the lower surface of the die in the same manner.

5. Claims

3

We claim:

a chip-scale package for an electronic device of the type having an acoustically active portion comprising:

a die having an upper surface and having at least one electronic device located at the upper surface of the die and having a plurality of signal connector pads located upon the upper surface of the die and having a bonding strip located upon the upper surface of the die,

a lid made of a substantially non-conducting material and having a lower surface and an upper surface and having a lower

3

surface bonding strip and a plurality of lower surface signal connector pads located upon the lower surface of the lid and having a plurality of upper surface signal connector pads located upon the upper surface of the lid, each upper surface signal connector pad being electrically connected to a lower surface signal connector pad,

each lower surface signal connector pad on the lid being electrically connected to a signal connector pad located upon the upper surface of the die,

the bonding strip located upon the upper surface of the die being bonded by a bonding material to the bonding strip located upon the lower surface of the lid, the lid covering the electronic device but not being in physical contact with the acoustically active portion of the electronic device.

The package of claim 1 wherein each upper surface signal connector pad is electrically connected to a lower surface signal connector pad by means of conducting material located within a hole in the substantially non-conducting material of the lid, which hole connects the upper surface of the lid to the lower surface of the lid.

The package of claim 1 wherein the bonding strip on the upper surface of the die and the bonding strip on the lower surface of the lid are made of conducting material and are electrically connected by the bonding material, the lid further including a conducting strip on the upper surface of the lid that is electrically connected to the bonding strip on the lower surface of the lid.

The package of claim 2 wherein the bonding strip on the upper surface of the die and the bonding strip on the lower surface of the lid are made of conducting material and are electrically connected by the bonding material, the lid further including a conducting strip on the upper surface of the lid that is electrically connected to the bonding strip on the lower surface of the lid by means of conducting material located within a hole in the substantially non-conducting material of the lid, which hole connects the upper surface of the lid to the lower surface of the lid.

The package of claim 2 in which the conducting strip on the upper surface of the lid and the bonding strip on the lower

5

surface of the lid and the bonding strip on the upper surface of the die act as a signal ground.

The package of claim 4 in which the conducting strip on the upper surface of the lid and the bonding strip on the lower surface of the lid and the bonding strip on the upper surface of the die act as a signal ground.

The package of claim 1 in which the bonding strip on the upper surface of the die and the bonding strip on the lower surface of the lid completely surround the acoustically active portion of the electronic device and are bonded together so as to seal the electronic device hermetically.

The package of claim 2 in which the bonding strip on the upper surface of the die and the bonding strip on the lower surface of the lid completely surround the acoustically active portion of the electronic device and are bonded together so as to seal the electronic device hermetically.

5

The package of claim 4 in which the bonding strip on the upper surface of the die and the bonding strip on the lower surface of the lid completely surround the acoustically active portion of the electronic device and are bonded together so as to seal the electronic device hermetically.

The package of claim 6 in which the bonding strip on the upper surface of the die and the bonding strip on the lower surface of the lid completely surround the acoustically active portion of the electronic device and are bonded together so as to seal the electronic device hermetically.

A chip-scale package for an electronic device of the type having an acoustically active portion comprising:

a die having an upper surface and having at least one electronic device located at the upper surface of the die and having a signal connector pad located upon the upper surface of the die and having a bonding strip located upon the upper surface of the die,

3

a lid made of a substantially non-conducting material and having a lower surface and an upper surface and having a lower surface bonding strip and a lower surface signal connector pad located upon the lower surface of the lid and having an upper surface signal connector pad located upon the upper surface of the lid, the upper surface signal connector pad being electrically connected to the lower surface signal connector pad,

the lower surface signal connector pad on the lid being electrically connected to the signal connector pad located upon the upper surface of the die,

the bonding strip located upon the upper surface of the die being bonded by a bonding material to the bonding strip located upon the lower surface of the lid, the lid covering the electronic device but not being in physical contact with the acoustically active portion of the electronic device,

wherein the bonding strip on the upper surface of the die and the bonding strip of the lid are electrically conductive, the lid further including a conducting strip on the upper surface of the lid that is electrically connected to the bonding strip on the lower surface of the lid.

The package of claim 11 in which the bonding strip on the upper surface of the die and the bonding strip on the lower

5

surface of the lid completely surround the acoustically active portion of the electronic device and are bonded together so as to seal the electronic device hermetically.


0


3


5

ABSTRACT OF THE INVENTION

A chip-scale sized package for acoustic wave devices, acoustic resonators and similar acoustic devices located upon, or fabricated upon, or as part of, a die. The package includes a lid that is bonded to the die by a strip of solder or other bonding material so as to leave a space between the lid and that portion of the die that acoustically deforms or vibrates. The upper surface of the lid includes electrical connectors that are electrically connected via plated through holes or other means to electrical connectors, or pads on the lower surface of the lid, which pads, in turn, are electrically connected by solder or other electrically conducting material to electrical connectors to the device that are located upon the surface of the die.







PTC/SB/01 (12-97)
Approved for use through 9/30/00. OMB 0651-0032
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

				Attorney Docket Numbe	er .	
DECLARATION FOR UTILITY OR DESIGN PATENT APPLICATION				First Named Inventor	Lakin	
				COMPLETE IF KNOWN		
			FR 1.63)	Application Number		
_			_	Filing Date		
_	Declaration Submitted	OR	Declaration Submitted after initial	Group Art Unit		
	with Initial Filing (surcharge Filing (37 CFR 1.16 (e)) required)		Filing (surcharge (37 CFR 1.16 (e)) required)	Examiner Name		

As a below named inventor, i hereby declare that:								
My residence, post office address, and citizenship are as stated below next to my name.								
I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:								
CHIP-SCALE	ELECTRONIC C	COMPONENT PA	CKAGE					
the specification of which is attached hereto	(Title	e of the invention)		-				
OR was filed on (MM/DI	DMM)	as Units	ed States Applicat	ion Number or F	PCT International			
Application Number	and w	ss amended on (MM/DD/)	m [(if applicable).			
I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above. I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56.								
· eminimose no est to a	isclose information which is:	material to patentiability as	defined in 37 CF	R 1.56.				
	isclose information which is by benefits under 35 U.S.C. PCT international application we also identified below, by pplication having a filing date	110(a) (d) or 305(b) of a	ne fracing south	ation(a) for nate	ent or inventor's Inited States of star's conflicute,			
	to beautify under 25 HSC	110(a) (d) or 305(b) of a	ne fracing south	ation(s) for pale other than the U r palent or invel only is claimed.	ont or inventor's Inited States of stor's cartificate, apy Atlanticed?			
I hareby claim foreign priori certificate, or 365(a) of any America, listed below and ha or of any PCT international a Prior Foreign Application	by benefits under 35 U.S.C. PCT international applications also identified below, by opplication busing a fling date	119(a)-(d) or 385(b) of a se which designated at le checking the box, any force to before that of the applica Poreign Piling Date	any foreign applice ent one country ign application to allon on which pri	etion(s) for pelo other than the U r patent or invel only is claimed. Cartillad Co	Inded States of Mar's curfficule, hpy Attached?			
I hereby claim foreign priori certificate, or 365(a) of any America, listed below and ha or of any PCT international a Prior Foreign Application (Manufacta)	by benefits under 35 U.S.C. PCT international applications also identified below, by opplication having a filing date Country	119(a)-(d) or 385(b) of a or which designated at le checking the box, any fore a before that of the applica Pareign Piling Date (BREDDRYYYY)	eny foreign application for application for application for which pri	otion(s) for pale other than the U r palent or invel only is claimed. Cartilled Co YES	ppy Affects of 100 ppy Affects o			
I hereby claim foreign prioriticale, or 385(a) of any America, listed below and ha or of any PCT international a Prior Foreign Application Business;	by benefits under 35 U.S.C. PCT international applications also identified below, by opplication having a filing date. Country dion numbers are listed on a state of an ander 35 U.S.C. 119(e) of an	119(a)-(d) or 385(b) of a se which designated at le checking the box, any force before that of the applica Pornige Piling Date (BREDDEYYYY)	eny foreign applicated one country or ign application for alloct on which priority Priority Not Claimed	otion(a) for pale other than the U r patent or invet ority is claimed. Curtified Co YES	ppy Affects of 100 ppy Affects o			

[Page 1 of 2]

Burden Hour Statement: This form is settimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

PTO/SB/01 (12-97)

Approved for use through 9/30/00. OMB 0651-0032

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Little or Decian Patent Application

DECL	AK	AHON		Utility	OI I	Des	sign	ratei	IL AP	Dillo	ation	
United States of P United States or P	hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 365(c) of any PCT international application designating the Inited States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior Inited States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. 112, 1 acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.											
U.S.	Paren	t Application		CT Parent			rent Fili 4M/DD/	ng Date	Par		atent Nu o <i>plicabl</i> e	
		Numbe	<u>-</u>				MINDO	11111				
									had DTOS	R/02R a	Horbert her	wio
Additional U.s As a named invent	S. or PC	T international a	polication	on numbers are	listed on	s subj	neerital	priority data a	and to trans	enct all i	businees in	the Patent
As a named invent and Trademark Of	tor, I her fice con	ected therewith		Customer Numb OR	жг <u> </u>						sce Custom mber Bar C Label here	ode
			<u> 1361 F</u>	Registered prac		name	reguarano				Regist	
	Name			Num				Name	<u> </u>		Num	ber
G. Jos	eph	Buck		29,5	19							
Additional one	vietered :	practitioner(s) ne	umed or	n supplemental	Register	ed Prac	titioner Inf	formation she	et PTO/SB/0	2C atta	ched heret).
Direct all corres		nce to: [] C	ustom	er Number Xode Label				7	Correc			
Name	G.	Joseph	Bu	ck								
Name		68 Cars			to.	315				.~		
Address	٥ر	oo cars		30., 5		7-7						
Address											100	
City	1	Corrance	•				CA	CA	23P	905	03	
Country	USA			Telephor					Fex			
I hereby declare believed to be to punishable by fit application or are	rue; andi ne or im	facilities that the princeptant, or	de here ee stat both, u	in of my own i ements were n nder 18 U.S.C.	nade with 1001 as	the la	rue and the navietge such will	ut all statem that willful fa jul false state	ients mede des statements may	on infor its and jeoperd	metion and the lite so ize the val	belief are made are idly of the
Name of Soi	e or F	irst inventor					A petitio	n has been	filed for thi	is unsiç	gned inver	ntor
Give	en Nam	ne (first and m	ddle [i	f any])		-		Famil	y Name or	Sumar	D e	
Ken	netl	n Meade	1	-/		Д,	1 Ig	kin				-11
Inventor's Signature		X	m	MM	ula	10	iki.	, <u></u>			Date X	7/10/98
Residence: Cl	tv	Redm		State	OR		Country	USA		CI	tizenship	USA
Post Office Ad		TFR	Tec	hnologi	es,	Inc	:•				<u> </u>	
Post Office Ad		6314	0 B:	ritta S	t.,	Ste	. C-	106	 			
City		Bend	State	OR		1P	9770	1	Country	,	USA	
Additional	invento	rs are being n	amed o	on the 1 sa	ppleme	ntal A	dditional	Inventor(s)	sheet(s) P	TO/SB	/02A attac	hed heret

valid OMB control number

DECLARATION

ADDITIONAL INVENTOR(S) Supplemental Sheet Page ___ of ___

		1								
Name of Addition	Name of Additional Joint inventor, if any: A petition has been filed for this unsigned inventor						ntor			
Given Name (first and middle [if any]) Family Name or Sumame										
Ralph	Edward				F	lose				
loventor's Signature	X Palel &	Lu	rage	<u>d</u>	for		7	-/3- ^c	78	
Residence: City	Bend	State	OR		Country	USA		Citizensi	•	USA
Post Office Address	TFR Technol	ogie	s,	In	c.					
Post Office Address	63140 Britt	a St	.,	St	e. C	-106				
City	Bend	State	OR	!	Z#	97701	Country	US	SA	
Name of Additio	nal Joint Inventor, if any	:]			A petitio	n has been fi	ed for this	uneign	ed inve	ntor
Given Na	rne (first and middle [if any])			\Box		Family N	erne or S	umame		
Kevin	Thomas				Mc	Carron				
Investor's Signature	Min M							0-	×	7-10-98
Residence: City	Bend	-	OF	<u> </u>	County	USA	1	CERT	-Me	USA
Post Office Address	TFR Techno	log	ies	Ţ	nc.	· ·		د. دفرد. د		√ 18 1 32 1 24 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Pagt Office Address	63140 Brit	ta	St.	, s	te.	C-106				
ca _r	Bend	Stade	(OR	297	9770	1 -	•	US/	
Name of Addition	nal Joint Inventor, if any	r.	-	E] A petti	on has been f	lad for thi	is uneigr	and inv	nujor
Given N	ame (first and middle F any))			L		Family N	lame or S			
										
inventor's Signature			_					De	•	-
Residence: City		State			Country			CHEZO	quite	
Post Office Address				11						
Post Office Address										
City		State			29		c	country		

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Petent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

PTO/SB/96 (12-97)

Approved for use through 9/30/00. OMB 0651-0031

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

<u>.</u>. <u>_</u>----1.1.3 ļ<u>.</u> **非标码程**

CERTIFICATE UNDER 3	7 CFR 3.73(b)
Applicant TFR Technologies, Inc., assigne	<u>e</u>
Application No.:Filed:	
Entitled: CHIP-SCALE ELECTRONIC COMPONENT	PACKAGE
TFR Technologies, Inc. a corp	oration
(Name of Assignee) (Type of Assignee, e	e.g., corporation, partnership, university, government agency, etc.)
certifies that it is:	
1. Dod the assignee of the entire right, title, and interest; or	
2. an assignee of an undivided part interest	
in the patent application identified above by virtue of either:	
A by An assignment from the inventor(s) of the patent application identifie	d above. The assignment was recorded in the Patent
and Trademark Office at Reel, Frame, or for which	th a copy thereof is attached.
OR	e data a da da accepta escience de chour holour
B.[] A chain of title from the inventor(s), of the patent application identi	lied above, to the current assignee as shown below.
From: To: The document was recorded in the Patent and Trademark Of Trademark O	ffice at
Reel Frame or for which a copy the	reof is attached.
From: To: The document was recorded in the Patent and Trademark O	
Reel, Frame, or for which a copy the	reof is attached.
From:To:To: The document was recorded in the Patent and Trademark O	fire at
Reel Frame or for which a copy the	reof is attached.
[] Additional documents in the chain of title are listed on a su	pplemental sheet.
[X] Copies of assignments or other documents in the chain of title are a	itached.
The undersigned (whose title is supplied below) is empowered to sign	this cartificate on behalf of the assignee.
X Tuly 10, 1998 X/Kan	ellet alin)
Date	Signature
	M. Lakin
T Presid	yped or printed name en t
110524	Title

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will very depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademerk Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

PTC/SB/09 (12-97)

Approved for use through 9/30/00. OMB 0551-0031

Patent and Tradement Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. STATEMENT CLAIMING SMALL ENTITY STATUS **Docket Number (Optional)** (37 CFR 1.9(f) & 1.27(b))--INDEPENDENT INVENTOR Inventor Applicant, Patentee, or Identifier. Application or Patent No.: Filed or Issued: Title: CHIP-SCALE ELECTRONIC COMPONENT PACKAGE As a below named inventor, I hereby state that I qualify as an independent inventor as defined in 37 CFR 1.9(c) for purposes of paying reduced fees to the Patent and Trademark Office described in: the specification filed herewith with title as listed above. 1 the application identified above. the patent identified above. I have not assigned, granted, conveyed, or licensed, and am under no obligation under contract or law to assign, grant, convey, or license, any rights in the invention to any person who would not qualify as an independent inventor under 37 CFR 1.9(c) if that person had made the invention, or to any concern which would not qualify as a small business concern under 37 CFR 1.9(d) or a nonprofit organization under 37 CFR 1.9(e). Each person, concern, or organization to which I have assigned, granted, conveyed, or licensed or am under an obligation under contract or law to assign, grant, convey, or license any rights in the invention is listed below: No such person, concern, or organization exists. Each such person, concern, or organization is listed below. TFR Technologies Inc. Separate statements are required from each named person, concern, or organization having rights to the invention stating their status as small entities. (37 CFR 1.27) I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR 1.26(b)) Kevin Thomas McCarron Ralph Edward Rose Kenneth Meade Lakin NAME OF INVENTOR NAME OF INVENTOR NAME OF INVENTOR

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Tradement Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

STATEMENT CLAIMING SMALL ENTITY STATUS (37 CFR 1.9(f) & 1.27(c))—SMALL BUSINESS CONCERN	Docket Number (Optional)
Applicant, Patentee, or Identifier Applicant as assignee Application or Patent No.:	
Filed or Issued: Title: CHIP-SCALE ELECTRONIC COMPONENT PACKAGE	
I hereby state that I am the owner of the small business concern identified below: an official of the small business concern empowered to act on behalf of the concern	identified below:
NAMEOFSMALLBUSINESSCONCERN TFR Technologies, Inc.	
ADDRESSOFSMALLBUSINESSCONCERN 63140 Britta St., St. Bend, Oregon, 97701	e. C-106
I hereby state that the above identified small business concern qualifies as a small but 13 CFR Part 121 for purposes of paying reduced fees to the United States Patent and Traderr of employees of the concern, including those of its affiliates, does not exceed 500 persons. For (1) the number of employees of the business concern is the average over the previous fiscal year employed on a full-time, part-time, or temporary basis during each of the pay periods of the are affiliates of each other when either, directly or indirectly, one concern controls or has the a third party or parties controls or has the power to control both.	nark Office, in that the number or purposes of this statement, or of the concern of the persons fiscal year, and (2) concerns
I hereby state that rights under contract or law have been conveyed to and remain with identified above with regard to the invention described in:	h the small business concern
 Ithe specification filed herewith with title as listed above. □ the application identified above. □ the patent identified above. 	
If the rights held by the above identified small business concern are not exclusive, organization having rights in the invention must file separate statements as to their status at to the invention are held by any person, other than the inventor, who would not qualify as ar 37 CFR 1.9(c) if that person made the invention, or by any concern which would not qualify under 37 CFR 1.9(d), or a nonprofit organization under 37 CFR 1.9(e).	s small entities, and no rights n independent inventor under
Each person, concern, or organization having any rights in the invention is listed beto DI no such person, concern, or organization exists. ——————————————————————————————————	**
Separate statements are required from each named person, concern or organization stating their status as small entities. (37 CFR 1.27)	having rights to the invention
I acknowledge the duty to file, in this application or patent, notification of any change entiferment to small entity status prior to paying, or at the time of paying, the earliest of the fee due after the date on which status as a small entity is no longer appropriate. (37 CFR 1	issue fee or any maintenance
NAME OF PERSON SIGNING Kenneth Meade Lakin	****
TITLE OF PERSON IF OTHER THAN OWNER President	160
ADDRESS OF PERSON SIGNING TFR Technologies, Inc., 63	140 Britta St.,
SIGNATURE XIX MANUFACTURE DATEX	7/10/98